


**FIG. 1**  
**(PRIOR ART)**






FIG. 3

Test method 1 (in the case of memory on which ECC circuit capable of N bit error correction, N+1 bit error detection is mounted)




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8

Test method 2(in the case of memory on which ECC circuit capable of N bit error correction, N+1 bit error detection is mounted)




FIG. 9




FIG. 10




FIG. 11





FIG. 12



※ Bit defect of address e is accurately detected




FIG. 13